This IBM® Redbooks® technote describes the processor to memory architectural differences between IBM POWER7® technology-based IBM Power 750 (8233-E8B) and the IBM POWER7+™ technology-based Power 750 (8408-E8D) and Power 760 (9109-RMD) servers. Historically new server models within a model family (such as Power 710) have carried forward a similar, though enhanced, memory and I/O architecture of their previous model. However, this case is not the same for POWER7+ Power 750 and Power 760. With these new server models, changes to the bus architecture might require additional performance considerations for partitions that need processor and memory resources that span multiple processor sockets.
This IBM® Redbooks® technote describes the processor to memory architectural differences between IBM POWER7® technology-based IBM Power 750 (8233-E8B) and the IBM POWER7+™ technology-based Power 750 (8408-E8D) and Power 760 (9109-RMD) servers. Historically new server models within a model family (such as Power 710) have carried forward a similar, though enhanced, memory and I/O architecture of their previous model. However, this case is not the same for POWER7+ Power 750 and Power 760. With these new server models, changes to the bus architecture might require additional performance considerations for partitions that need processor and memory resources that span multiple processor sockets.
The Power 750 (8408-E8D) with its new POWER7+ processors provides scalability up to 32 cores and 1 TB of memory. The Power 760 (9109-RMD) uses the same architecture and form factor as the 8408-E8D. However, the Power 760 provides processor scaling of up to 48 cores and 2 TB of memory, along with additional capabilities.
Similar to its previous POWER7 version, the POWER7+ technology-based Power 750 design still provides 32 cores across 4 processor sockets, but the system design delivers a new architecture. The Power 750 (8404-E8D) and Power 760 systems introduce a two-tier interconnect architecture for a 4-socket system design. With this implementation, the socket and node are logically the same. For the Power 770, the system enclosure and the node are logically the same. For the Power 795, the book and node are logically the same. One tier is for intra-node communication, and the second tier is for inter-node communication. This two-tier interconnect enables more cores and greater throughput.
The previous POWER7 technology-based Power 750 (8233-E8B) uses a single node design. It was available as a 4-socket system with one POWER7 chip per socket and W-Y-Z buses between sockets, as shown in Figure 1. A 6-core or 8-core POWER7 chip was orderable.
Figure 1. Intra-node buses
The POWER7+ technology-based Power 750 (8408-E8D) and Power 760 use a multiple node design, with two POWER7+ chips per socket delivered in a dual chip module (DCM) package. The Power 750 (8408-E8D) can be ordered with a 4-core chip and the Power 760 can be ordered with a 6-core chip. The two POWER7+ chips within the DCM communicate using the Y-Z bus architecture that was previously deployed between sockets in the POWER7 technology-based Power 750 (8233-E8B). However, communications between DCMs from socket to socket use AB buses as illustrated in Figure 2.
Figure 2. Inter-node buses
From a topology standpoint, the new Power 750 (8408-E8D) and Power 760 (9109-RMD) systems are similar to the 4-drawer Power 770 and Power 780 systems. In this case, the interconnects between chips in a DCM of a Power 750 (8408-E8D) and Power 760 (9109-RMD) server are similar to the interconnects between sockets in a single Power 770 or Power 780 system enclosure. Similarly, the interconnects between DCMs in the four sockets of the Power 750 (8408-E8D) and Power 760 (9109-RMD) system are similar to the interconnects between the system enclosures of a Power 770 or Power 780.
This architecture provides the best bandwidth and lowest latency between the chips within a DCM or socket (node) and a lower bandwidth and higher latency between DCMs or sockets (nodes). Therefore, when configuring workloads that span the DCM or socket (node) boundaries within a Power 750 (8408-E8D) and Power 760 (9109-RMD), take the same considerations into account as when deploying workloads that span multiple system enclosures on a Power 770 or Power 780 server to achieve optimum performance.
The memory bandwidth for Power 750 (8408-E8D) is the same per core as the previous Power 750 (8233-E8B). The Power 760 has 50% more processor capacity with the same memory bandwidth. The larger L3 cache delivered on the POWER7+ mitigates the higher memory bandwidth demand of this additional capacity. In addition, faster core speeds are available that enhance on-core throughput.
When sizing a system, consider the following points:
For more information, see "IBM i Technology Updates" at:
https://www.ibm.com/developerworks/mydeveloperworks/wikis/home?lang=en#/wiki/IBM%20i%20Technology%20Updates/page/IBM%20i%20Technology%20Updates
The material included in this document is in DRAFT form and is provided 'as is' without warranty of any kind. IBM is not responsible for the accuracy or completeness of the material, and may update the document at any time. The final, published document may not include any, or all, of the material included herein. Client assumes all risks associated with Client's use of this document.